

ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5	1	int	r30	xyxy
n-6				
n-7				
⋮				
2				
1				
0				

FIG. 1

ld.a r30 <- [r20]
⋮
ld.c r30 <- [r20]

ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5	0	int	r30	xyy
n-6				
n-7				
⋮				
2				
1				
0				

220

210

ld.a r30 <- [r20]
⋮
st [r80] <- r40
⋮
id.c r30 <- [r20]

FIG. 2

ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5				
n-6				
n-7				
⋮				
2	1	int	rp60	xxzz
1				
0				

310




FIG. 3

ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4	0	int	r30	xyyy
n-5				
n-6				
n-7				
⋮				
2				
1				
0				

ld.a r30 <- [r20]
add r10 <- r30, r15
sub r35 <- r30, r15
st [r80] <- r45
chk.a r30 (r30 destination)

FIG. 4

ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5				
n-6	0	int	rp60	xxzz
n-7				
:				
:				
:				
2				
1				
0				

ld.a r30 <- [r20]
sub r35 <- r30, r15
st [r80] <- r45
chk.a r30
↓ DECODE ↓
(r30 destination)
ld.a r30 <- [r20]
sub r35 <- r30, r15
st [r80] <- r45
chk.a r30
(r30 source)
↓ REGISTER RENAME ↓
ld.a rp60 <- [rp50]
sub rp65 <- rp60, rp25
st [rp85] <- rp55
chk.a rp60
(rp60 source)

FIG. 5





FIG. 6






FIG. 7B